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Faced with the need to develop a research unit capable of up to twelve 20MHz bandwidth channels of real-time, space-time,
and MIMO processing, the authors developed the STAR (space-time array research) platform. Analysis indicated that the possible
degree of processing complexity required in the platform was beyond that available from contemporary digital signal processors,
and thus a novel approach was required toward the provision of baseband signal processing. This paper follows the analysis and
the consequential development of a flexible FPGA-based processing system. It describes the STAR platform and its use through
several novel implementations performed with it. Various pitfalls associated with the implementation of MIMO algorithms in real
time are highlighted, and finally, the development requirements for this FPGA-based solution are given to aid comparison with
traditional DSP development.
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1. INTRODUCTION
Most papers describing a MIMO-related subject are prefaced
by the words “in a richly-scattering environment.” Other
phrases that can be found include “in the absence of noise”
or “assuming perfect synchronization.” Still more papers do
not even acknowledge such caveats, and yet these phrases
have been found to collectively describe some of the major
challenges faced when designing a practical working MIMO
system. One particular example is the assumption of AWG
noise only when performing channel estimation from train-
ing data. Generally BER against SNR simulation curves are
plotted for data decoded by the channel estimates. In reality,
time averaging in a practical implementation is unlikely to be
suﬃcient for the noise power to smooth out, and thus local
noise excursions will have an impact on channel estimation
accuracy, and that impact is proportional to the noise power.
The widely shown BER against SNR curves for such systems
(which collectively describe almost any implemented system)
therefore ignore an important SNR-dependent factor which
can skew performance results.
This paper is primarily concerned with the challenges
of MIMO and ST implementation within a baseband sig-
nal processing context. A more immediate challenge than the
realism of academic MIMO research models is in the very
nature of MIMO algorithms themselves; that they comprise
some of the more computationally complex problems that
face contemporary wireless system designers.
The STAR (space-time array research) platform was de-
signed by Tait Electronics to allow it and its international re-
search partners to explore novel MIMO algorithms, not just
through simulation and theory, but through practical work-
ing systems. The design team set a task to build a flexible
platform that would be capable of a 20MHz RF bandwidth
at a carrier frequency centred on 2.45GHz, and deliver 12
channels of simultaneous and continuous transmit and re-
ceive data, in addition to having baseband signal processing
facilities capable of executing MIMO algorithms in real time.
The actual algorithms were not specified at the design stage.
Section 2 outlines and analyzes the approach taken to sat-
isfy such open-ended system requirements, whilst Section 3
describes the first three novel algorithms developed for the
STAR platform. Section 4 illustrates various implementation
issues and their solution within the STAR platform, and
Section 5 analyzes the success of the techniques employed
through a determination of development, cost, and eﬀort
against project deliverables. Section 6 then concludes.
2. THE STAR PLATFORM
Given the requirement to build a platform capable of per-
forming complex MIMO-related processing for up to 12
channels of RF with up to 20MHz bandwidth, it is evident
that the processing scope is unbounded. At the time of design
(mid-2002), there was very little published information con-
cerning the complexity of MIMO algorithms. The pragmatic
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approach was to source world’s largest and world’s fastest
processing componentry and utilise this in such a way that
modular expansion is possible.
2.1. Raw data bandwidth
By contrast, bounds could be placed on sample rate and es-
timated conversion precision, and this allowed a measure
of maximum data throughput in such a system. In fact, a
60MHz sample rate was adopted with 12/14-bit conversion
precision limited by available devices. This meant a peak
bidirectional data throughput of 10.8Gbps for 12-channel
I/Q after a decimation-by-two.
It was firstly evident that a single digital signal proces-
sor (DSP) would not be capable of meaningfully process-
ing such data flow, and was secondly evident that physical
means of transporting such amounts of data are problem-
atic. It therefore becomes necessary to subdivide the problem
into smaller blocks. 4-channel blocks were found suitable
since the peak data throughput would then be 3.36Gbps,
which is conveyable between modules using paralleled low-
voltage diﬀerential signalling (LVDS) connections. A single
field-programmable gate array (FPGA) was capable of han-
dling the peak data throughput within each 4-channel block,
performing a decimation, and supporting data communica-
tions at 3.36Gbps using built-in LVDS drivers. Given bidi-
rectional data communications, a 12-channel system was
achieved with oversampled raw data interchange between
several FPGAs given the caveat that each data path conveyed
no more than 4-channels worth of 30MHz I/Q data.
This led to themodular and expandable architectural for-
mat shown in Figure 1 for a 4-channel variant, and shown in
full in Figure 2 with specification shown in Table 1. This sys-
tem is capable of processing, down to baseband outputs, the
data generated by 12 receive channels, and simultaneously
generating 12 transmit channels from baseband input. These
data chains includedMIMO and space-time block-coding al-
gorithms.
2.2. Signal processing
At the time of system design, a very rough estimate of com-
plexity was given for a 2-channel Alamouti [1] implementa-
tion of 3 billion multiply-accumulate calculations per second
[2]. Given that a 12-channel system was being constructed
from three 4-channel modules, and that Alamouti is gener-
ally considered to be relatively simple, computational capa-
bilities of each STAR module were required to significantly
exceed this if such modules were expected to be able to per-
form meaningful processing.
Dedicated DSP processors have traditionally been used
for wireless baseband processing. A survey of available de-
vices as per [2], updated here, reveals clock rates of up to
1GHz. Leading edge DSPs contain multiple independent
multiply-accumulate (MAC) cores, with Texas Instruments
TMS320C6416T series device being capable of up to 8000
16-bitMMACS(million multiply accumulates per second).
Analog devices compete with the TS201SABP TigerSHARC
capable of achieving 4800MMACS. The TS210S performs
a maximum of eight 16-bit MAC operations per 600MHz
clock cycle. Both were the fastest devices in their class at the
time of analysis.
The figures mentioned are for 16-bit calculations only:
they are not necessarily representative of the full picture. For
example, the ′C64 device mentioned also achieves up to 5760
8-bitMMACS. Both devices have various signal-processing
related accelerators built in. However the MMAC and other
figures are peak values: whether these are achievable depends
very much on software structure, other concurrent opera-
tions, and the requirements for external memory. Neverthe-
less, the figures do indicate a generous upper bound on the
fastest processing capability advertised by the two leading
DSP manufacturers.
It is evident that both device are capable of a peak pro-
cessing speed of the approximately required 3 billion calcula-
tions per second but do not “suﬃciently exceed this.” A more
detailed analysis reveals problems of memory bandwidth and
input-output bus bandwidths that would eﬀectively prevent
the devices from handling the large data throughput required
without careful design of supporting hardware. Such sup-
porting hardware would probably be best achieved using a
reprogrammable device such as an FPGA.
Focussing on FPGA devices revealed the potential for
performing all calculations in FPGA. A brief survey of con-
temporary FPGA devices reinforces this conclusion.
The biggest and fastest FPGA devices currently include
the StratixII EP2S180 FPGA from Altera with 179 400 logic
elements (LEs) and 96 DSP blocks each capable of 4MACs
at up to 420MHz when paired to support 18-bit opera-
tion.
In this device, use of the DSP blocks alone delivers up
to 161 280 MMACS even when none of the built-in logic el-
ement resources are reserved for processing. If a proportion
of the 179 400 logic elements (LEs, each containing a look-up
table and flip-flop) is also used to implement parallel MAC
functions, 962 multipliers can be created (given in Altera’s
data sheets as “soft MACs”). Assuming that these operate at
a slower frequency of 180MHz (which is the practical up-
per limit observed by the authors for implementation of dis-
tributed filters using soft MACs), another 173 160MMACS
are available for use. It is of course unrealistic to assume that
the entire FPGA can be utilised as dedicated MACs, but al-
lowing 25% unusable capacity for these would mean that
over 290 000MMACS are available in total.
The largest Xilinx FPGA, the Virtex-4 series XC4VSX55,
has 55 295 logic cells, 512 embedded “XtremeDSP” slices
each capable of a single 18 × 18 multiply, and operates at
up to 500MHz (256 000MMACS). Scaling for density on
the same Altera quoted soft-MAC construction density, up to
296 multipliers could be created from the logic cells. If oper-
ated at 180MHz, this provides another 53 280MMACS.With
a 25% assumed overhead, a total of over 290 000MMACS are
available in this device.
Since an FPGA was required for interfacing, and pro-
vided a theoretical processing capability far in excess of a
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Figure 1: STAR platform in an early 4-channel configuration, showing some of the details of the system architecture.
DSP, the STAR platform was designed such that the major-
ity of baseband processing would be performed by FPGA,
with additional FPGA devices provided for front-end sample
handling. For experimental and comparative purposes, pro-
vision was made for the current fastest DSP processor to be
also present on each of the baseband processing boards, al-
though on later board revisions this was removed as unnec-
essary and replaced with two further FPGAs. There are thus
three per PCB, a total of nine FPGAs per 12-channel plat-
form.
2.3. System architecture
A dual conversion approach was chosen for the RF sections
of the system and the overall system architecture constructed,
as shown in Figures 1 and 2. It can be seen that there are
three processing slices each capable of four bidirectional RF
channels and a large degree of baseband signal processing.
An oven-controlled crystal oscillator (OCXO) with bet-
ter than 0.2 PPM (parts per million) drift accuracy pro-
vides a stable reference frequency, and a flexible software
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Figure 2: The initial STAR platform system architecture.
Table 1: STAR platform specifications.
Channels Selectable 1–12 channels TDD or FDD
Frequency band 2.0–2.7GHz (to include ISM 2.4–2.5GHz)
Bandwidth RF 3 dB bandwidth 4 & 17MHz supported by switchable SAW filters in 2nd IF stage
Conversion Dual up/down 14 bit DACs, 12 bit ADCs
Sampling rate Direct IF 15MHz sampling up to 64MHz
Gain adjustment 20 dB switch at ADCs/DACs
Power adjustment 1 dB compression of 15 dBm (32mW)
Noise floor −130dBm/Hz at ambient on receiver
Receiver Input IP3 approx. −19dBm
programmable synthesizer generates all derivative clocks and
frequencies from this.
Custom switched mode power regulators followed by
low-noise low-drop-out linear voltage regulators provide
power supplies with very low-noise component to each
subsystem within the STAR platform.
2.4. System control
Whilst there is a strong MMACS argument for the use of
FPGA in baseband signal processing, it is still recognised that
control software is easier and quicker to develop using high-
level language and scripting tools [3]. For this reason, the
platform incorporates a small ARM processor running Linux
[4].
The embedded Linux system, connected by ethernet to a
company internet or intranet, allows storage and transmis-
sion of very large volumes of data (over 10Gb have been
transferred during various tests), albeit not at speeds that
would always be suitable for real-time data transfer.
The embedded Linux control processor has been dedi-
cated to low-speed control and monitoring applications, and
integrated with a highly novel web-based management in-
terface [4] for ease of control, setup, and analysis of system
operation.
3. ALGORITHMIC DEVELOPMENT
The STAR platform has hosted implementation of a num-
ber of MIMO and space-time algorithms comprising several
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published methods from the academic research community
and several nonpublished methods. Three are presented in
this paper. In each case, the published algorithm described
a theoretical approach evaluated through some form of sim-
ulation. In such cases, the gap between the evaluation and
a real-world real-time implementation is large. In the ex-
treme case, this may include discrete time sampling, but
otherwise may include one or more issues such as self-
generated noise (including inter-symbol interference), non-
Gaussian additive noise, Doppler shift and spreading, timing
mis-synchronization, and fixed-point word length eﬀects in-
cluding rounding errors.
The algorithmic development process used with the
STAR platform would begin with a defined algorithm im-
plemented in Matlab or Octave [5]. As much as possible, the
eﬀects of noise and errors, Doppler shift or spreading, and
timing mis-synchronization would be included in the simu-
lation [6].
3.1. Simulation refinement
This simulation must then be extended to cater for the eﬀects
of binary word length and rounding error. Unlike a DSP or
general purpose microprocessor, computations performed in
FPGA are relatively independent of word length. For example
a 16-bit DSP would likely be confined to performing calcula-
tions, using 16, 32, 48, or 64 bits fixed point, or constructed
floating point using separate mantissa and exponent [7]. By
contrast, an FPGA could perform one part of a calculation
with 17-bit logic and another part with 23-bits, or indeed
whatever is necessary to maintain system performance.
Octave provides a good framework for the investigation
of such word length eﬀects, although such an investigation
is generally time consuming since it generally precludes the
use of many inbuilt accelerator functions in Octave which
assume floating point throughout.
3.2. Example development process
Figure 3 outlines an example of an algorithmic module de-
velopment process for channel estimation on FPGA starting
from a fixed-point Octave simulation. Test vector files are
generated, using Monte-Carlo style simulation inputs, that
are time aligned to describe inputs and outputs of the mod-
ule. These files contain a sequence of fixed-point numbers
with the bit precision required for each input and output.
These are used to derive various testbeds.
In the example shown, VHDL modules are authored and
simulated functionally in ModelSim before being moved to
Quartus II for full timing simulation and logic synthesis.
In each case, the VHDL design is intended to be bit-exact
with the Octave source. Since the actual implementation can
involve unusual number-theoretic transformations or novel
numerical tricks, it is common that bit-exactness will be bro-
ken during the process, in which case the implementation
technique is folded back into the Octave source code and the
simulation testbed is repeated to again ensure continued bit-
exactness. It is therefore important to acknowledge that the
System implementation Verification (octave)
Design
reports H.txt
VHDL synthesis
(quartus II)
VHDL simulation
(modelsim)
PinvS.hex Y.hex
mat2hex.m mat2hex.m
PinvS.mat Y.mat H.mat
System simulation (octave)Optimize
Figure 3: Implementation process for verifiable algorithm transla-
tion between Octave/Matlab and full VHDL.
design flow is a two-way process—and this has an impact on
development team dynamics.
3.3. Human resource requirements
The experience of the team developing the STAR platform
has been that a multidisciplinary multi-talented team is
required for system implementation. Successful results are
unlikely where development is split along the lines of (i) the-
ory, (ii) simulation, (iii) VHDL coding, (iv) hardware. The
development process is highly coupled, much more than for
a traditional specification-bound DSP development.
It is more desirable to split a multidisciplinary team along
the boundaries of module requirements such as (i) digi-
tal front-end, (ii) channel estimator, (iii) equaliser. . . and
so forth, where each module team has the responsibility to
move that module from a set of equations, through simu-
lations that are incrementally increasing in reality, through
VHDL simulations to final code.
Given a floating point overall system simulation, fixed-
point modules can be substituted into this when available,
and interfacing requirements checked and fixed. The final re-
sult will be two-fold: a working VHDL implementation and a
bit-exact system simulation. The simulation is invaluable in
tracking down implementation problems and will aid with
diagnosing issues identified in field testing.
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Table 2: Data transmission format.
Antenna no. Burst 1 Burst 2
Antenna 1 S1 −S˜2
Antenna 2 S2 S˜1
The STAR platform was used in such a way to develop
three separate systems designed to explore interesting spaces
within the multidimensional multiantenna, MIMO, and
block coding algorithm continuum. These three systems are
now introduced before particular implementation issues are
identified in Section 4 and results and analysis from these are
presented in Section 5.
3.4. Time-reversal space-time block coding
Recently, an Alamouti [1] inspired, but computationally sim-
pler, time-domain block processing scheme [8–10] was de-
veloped. Named time-reversal (TR) space-time block coding
(STBC), this lends itself to decoupled and parallel equalisa-
tion schemes and is particularly suitable for FPGA-based im-
plementation [11]. In particular, the receive decoding pro-
cess is simplified through the ordering and coding of trans-
mit sequences.
As part of the STAR implementation work, the equations
were first reordered into simplified time-domain formula-
tions [6] and then investigated in the presence of channel
error eﬀects and timing synchronization errors [11].
In principal, TR-STBC is a 2×1 system where formatting
and processed repetition of transmitted data ensure dual di-
versity across two timeslots, but obviously provide no capac-
ity gain. Data transmission format is shown in Table 2, where
S1 and S2 are transmit data blocks each comprising multiple
data words as shown for the case of S1:
S1 =
{
d1(0),d1(1), . . . ,d1(N)
}
. (1)
In blocks S˜1 and S˜2, the individual data symbols themselves
are time reversed and each is complex conjugated denoted
for simplicity by D as is
S˜1 =
{
d∗1 (N),d
∗
1 (N − 1), . . . ,d∗l (0)
}
= {D1(0),D1(1), . . . ,D1(N)
}
.
(2)
If the channel impulse response from Antenna 1 to the re-
ceive antenna is g0, g1, g2, and g3 assuming a 4-tap channel
response, and the channel impulse response from Antenna 2
to the receive antenna is p0, p1, p2, and p3, then the received
signal for the first data burst can be expressed as
r1(t) = g0d1(t) + g1d1(t − 1) + g2d1(t − 2) + g3d1(t − 3)
+ p0d2(t) + p1d2(t − 1) + p2d2(t − 2) + p3d2(t − 3)
+ n1(t) for t = 0, . . . ,N ,
(3)
where n1(t) is assumed to be white noise with zero mean. We
have made the assumption that the channel is stationary over
a symbol block and during both bursts, and in practice, this
is generally achievable by judicious choice of symbol block
length.
Similarly, the received signal for the second burst, when
time-reversed and complex conjugated by the receiver, is
r3(t) = r∗2 (N − t) = −g∗0 d2(t)− g∗1 d2(t + 1)− g∗2 d2(t + 2)
− g∗3 d2(t + 3) + p∗0 d1(t) + p∗1 d1(t + 1) + p∗2 d1(t + 2)
+ p∗3 d1(t + 3) + n
∗
2 (N − t) for t = 0, . . . ,N.
(4)
With some simplification, it is then possible to form a matrix
using the q notation of [8] as
[
r1(t)
r3(t)
]
=
[
g
(
q−1
)
p
(
q−1
)
pH(q) −gH(q)
][
d1(t)
d2(t)
]
+
[
n1(t)
n3(t)
]
. (5)
This can then be solved in one of several ways and linear
combining in this case is used to extract a single stream of
decoded data from the equations.
The architecture of the receiver is shown in Figure 4,
where all operations apart from the Viterbi equaliser and
ARM control processor were performed in FPGA. The finite
state machine (FSM) controller was replaceable in the STAR
platform by a custom flexible embedded processor for ease
of programmability [3]. Although there is a single receive
antenna, there are two streams of data to be decoded post
matched filtering, and the second of these is denoted by the
grey blocks in the figure. The debug buﬀer shown could ac-
cept data from, or inject given data into, any major position
in the data flow path. This was an invaluable means of apply-
ing test-vector stimulus (as in Figure 3) to the implemented
system in order to perform real-time black-box testing of in-
dividual implemented modules in situ.
3.5. Adaptive multivariate (AMV) DFE-MIMO
There are many MIMO schemes ranging from the sim-
plest linear equaliser through to complicated maximum-
likelihood (ML) solutions which require exponentially in-
creasing amounts of computational resources when scaled.
Despite the dramatic continuous improvements in compu-
tational technology, suboptimal but realizable MIMO so-
lutions are more likely to be implementable with current
technology. BLAST [12] is one such family of algorithms
without the computational load of a full ML solution, but
aimed at better performance than linear equalisation. Sim-
ilarly, the decision feedback equalizer (DFE) was chosen as
a candidate for investigation on the STAR platform in the
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Figure 4: Implementation architecture for TR-STBC decoder.
hope that it could provide a good reduced complexity equal-
isation solution—less then a full maximum-likelihood se-
quence estimator (MLSE), but with similar performance lev-
els. It also provides a continuous path for improvement
through delayed decision-feedback sequence estimation [13]
to full MLSE.
Multivariate DFE is based upon the standard single-
thread DFE as presented in most undergraduate textbooks.
For a given sample instance t, a soft decision input z(t) is a
scalar quantity represented by
z(t) = w f f y(t)−w f bx̂(t), (6)
wherew f f andw f b are row vectors representing complex FIR
filter tap weights, and y(t) and x̂(t) represent the state of the
shift registers shown in Figure 5 at time t. There are multi-
ple ways of extending the single-thread DFE to the MIMO
equivalent [14] generally diﬀering in feedback filter specifics
[15]. MUD-DFE [14] was the variant chosen for implemen-
tation on the STAR platform.
In an n ×m MIMO DFE receiver, let the m received sig-
nals be denoted by yi(t) and n decisions xj(t). In MIMO-
DFE, there are n × m feed forward filters w f fi, j and m × m
feedback filters w
f b
i, j with the input to the jth decision device
zj(t) written as
zj(t) =
m∑
α=1
w
f f
α, j yα −
n∑
α=1
w
f b
α, j x̂α, (7)
where it is obvious that all zj(t) are dependent on all m re-
ceived signals and all n previous decisions together. This can
be visualised as the sum of the output of m + n indepen-
dent FIR filters, and is shown diagrammatically connected
to other processing blocks in Figure 6.
To calculate the tap weights adaptively, we take (7) and
write in the form of a normal equation
zj(t) =
[
w
f f
1, j , . . . ,w
f f
m, j | w f b1, j , . . . ,w f bn, j
]
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
y1(t)
· · ·
ym(t)
x̂1(t)
· · ·
−x̂n(t)
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
[
w
f f
j | w f bj
][
− y(t)
x̂(t)
]
.
(8)
For calculating filter weights, [w
f f
j | w f bj ] must be found
such that the decision error be minimized:
[
w
f f
j | w f bj
]
= argmin
[[
w
f f
j | w f bj
][
− y
x̂
]
− xj
]
, (9)
where the form of this equation follows that for the single-
thread DFE case. At this point a recursive least squares (RLS)
solution could be found although there are several operations
in this process that are undesirable from an implementation
point of view; namely, the complex number inverse lookup
table and the operations that result in an L×L square matrix.
An alternative to the matrix inverse approach is the stochas-
tic or steepest decent family of adaptive algorithms which
are generally slower to converge [15] but less complicated
to process. For this reason, the initial STAR implementation,
centred around the LMS algorithm, which updates the filter
weights according to
W(k + 1) =W(k) + μ
[
y
−x̂
]H
(10)
and requiring only L, multiply and accumulate operations.
The initial system utilised 4 transmitting antennae
each transmitting independent data streams with an air
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Figure 5: SISO DFE block diagram showing feed forward and feed-
back filters.
modulation format of π/4 DQPSK for its immunity to fre-
quency drift.
In addition to the DFE processing, the receiver FPGA
comprised modules for IF to baseband demodulation, root
raised cosine matched filtering, and synchronization. The
DFE filter weights were calculated for every packet based on
training. A separate module performed weight updates and
allowed eﬀective algorithmic experimentation.
A 1MHz pulse shaping root raised cosine filter with
100% roll-oﬀ receive filter and 60MHz baseband sampling
rate was used with a 120MHz processing clock [15].
For eﬃciency, the sum of the multiple FIR filters was im-
plemented with a single high-speed multiply and accumu-
late circuit by concatenating all inputs and tap weights in the
right order without resetting the accumulator in between. In
other words, the sum of the FIR filters can be implemented
as one larger FIR filter:
4∑
i=1
wiyi =WY
forW = [w1,w2, . . . ,w4
]
, Y = [y1, y2, . . . , y4
]T
.
(11)
Figure 7 shows a single DFE decision device building block.
Four instances of this block were used to construct a 4 × 4
DFE receiver [15]. The feedback filters could similarly be
merged into a single block multiply and accumulate opera-
tion. However, one of the benefits of DFE is that the feed-
back filter only operates from a finite set of constellation
points and thus eliminates the need of a multiplier in some
instances. In the STAR implementation, a better resource
utilisation was thus to keep the feedback filters separate. Us-
ing built-in FPGAmemory, it is very convenient to construct
block RAM to store filter weights as well as the shift regis-
ter states. The filters shown in Figure 7 are built from RAM
blocks to correspond directly to [yT | −x̂T].
With filter weights stored in RAM, the adaptive algorithm
simply updates those weights through a single write inter-
face, while the DFE uses the read interface provided that the
DFEmodules do not need to access thememory location that
the adaptive algorithm module is currently writing—which
is a timing issue. In the case of the LMS algorithm, weight
updates are independent for every tap and can be written as
W (new) =W (old) + μ data error, (12)
and each filter coeﬃcient is updated by adding a scaled ver-
sion of the variable that the coeﬃcient is multiplying for that
instant in time. This allows the adaptive algorithm to inte-
grate very closely with the filters, although RLS was found to
be less optimal in this respect [15].
3.6. OFDM-MIMO
Orthogonal frequency division multiplexing (OFDM) is a
multi-carrier-based digital modulation technique, in which
a number of orthogonal waves are multiplexed in one sym-
bol waveform, aiming to mitigate ISI in a frequency selec-
tive fading channel. It is advantageous both in terms of ab-
solute data rate and in terms of spectral eﬃciency (bps/Hz).
OFDM-MIMO is a particularly attractive combination since
it combines the advantages of both OFDM and MIMO tech-
nology. MIMO is inherently capable of providing high spec-
tral eﬃciency limited theoretically only by the minimum of
the number of transmit or receive antennae, while OFDM
provides high spectral eﬃciencies and eﬀective ISI mitiga-
tion. The OFDM implementation transforms a frequency
selective fading channel response into single tap flat fading
channels in the frequency domain.
For these reasons, OFDM-MIMO was chosen for imple-
mentation on the STAR platform, with similar rationale to
published implementations by other authors [16, 17]. Dis-
crete matrix multi-tone modelling was chosen to reduce the
complexity in a frequency selective fading system implemen-
tation, and this holds good for both flat and frequency selec-
tive fading channels. In our model, K data symbols are trans-
mitted from each antenna per block, and a cyclic prefix added
to the beginning of the data sequence such that the last (L−1)
symbols are transmitted before the full block of K symbols.
This is true of sequences from each ofMT transmit antennae.
There are MR receive antennae with a multi-path length L.
The architecture is shown in Figures 8 and 9 for transmit and
receive processing elements, with the algorithm that was im-
plemented also described in [18]. Timing-critical elements
were implemented in VHDL but oﬄine channel estimation,
fine timing synchronization, and frequency correction and
detection were implemented in Matlab. This demonstrated
the underlying principles of implementation, but provided
a very rapid path to evaluation of OFDM-MIMO under
real channel conditions but without lengthy development re-
quirements. Other authors [16, 17] have implemented sim-
ilar systems, demonstrating that the FFT, IFFT, and back-
end processing could easily be performed in FPGA if re-
quired.
Let theMR×MT impulse response matrix describing the
channels be G[l] for the lth tap for l = 0, 1, . . . ,L − 1. The
i, jth element of G[l] are represented by gi, j(l) denoting the
channel impulse response from jth transmit antenna to the
ith receive antenna for the lth tap. s j[k] is the signal prior to
IFFT: K symbols to be transmitted on antenna j at time (or
tone) k for k = 0, 1, . . . ,K − 1.
Similarly, yj[k] is a block of symbols received after the
FFT on antenna i for time (or tone) k for k = 0, 1, . . . ,
K − 1.
The sequence of symbols to be transmitted over each an-
tenna is first inverse Fourier transformed (IFFT) and a cyclic
prefix (CP) of length (L − 1) is added before the K symbols.
ThusK+L−1 symbols are transmitted from each antenna. At
the receiver, the CP is stripped oﬀ and then an FFT is taken
of the remaining K symbols from each antenna. The signal at
the ith antenna (after FFT) for the kth time (or tone) is given
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Figure 6: Architectural structure of the AMV-DFE-MIMO receiver showing the data path from transmitters through the MIMO DFE
structure and adaptive algorithm. This is entirely implemented in FPGA.
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Figure 7: DFE multiplier block.
by
yi[k] =
MT∑
j=1
ωi, j[k]s j[k] + ni[k] for i = 1, 2, 3, . . . ,MR,
(13)
where ni[k] designates additive noise and ωi, j[k] is the FFT
of the channel impulse response:
ωi, j[k] =
L−1∑
l=0
gi, j[l]e− j(2πld/K) for k = 0, 1, 2, . . . , (K − 1).
(14)
If we now define
H[k] =
L−1∑
l=0
G[l]e− j(2πld/K) (15)
as the MIMO channel impulse response matrix for the kth
tone computed from the FFT of the time domain channel
impulse response matrix for the L taps, so
H[k]i, j =
[
ωi, j[k]
]
. (16)
SoH[k] is anMR×MT matrix, y[k] and n[k] areMR element
vectors, and s[k] is anMT element vector. The MIMOmodel
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equation now becomes
y[k] = H[k]s[k] + n[k] for k = 0, 1, 2, . . . , (K − 1). (17)
In summary, the MIMO-OFDM method configures the fre-
quency selective channel of bandwidth B into K orthogonal
flat fading channels, each of B/K bandwidth.
In the FPGA implementation, an over-air frame struc-
ture as shown in Figure 10 was formatted, controlled, and
synchronized in the FPGA, with ten consecutive data words
transferred in each packet. For experimental purposes, ran-
dom or Matlab-generated data was uploaded to FPGA and
used in transmission continuously until such time as the
data was adjusted. This obviously diﬀers from the implemen-
tation required in a production implementation, but does
allow repeatable tests to be performed with static data when
necessary and allow as well a range of diﬀerent data packets
to be tested as required.
In terms of packet data structure, since receive data is
four times oversampled, there are 640 synchronization chips
and 2560 training chips (multiplexed between antennas as
shown in Figure 10 and including CP), followed by 10 data
words comprising 3200 OFDM chips (again including CP).
It was found that the ring time of the combined analogue
RF filters extended 96 chips beyond the total 6400 structured
chips in a packet, and thus a guard time was inserted between
packets to accommodate this.
Time synchronization was performed by correlation be-
tween synchronization words—gross synchronization was
implemented in FPGA, whilst fine oversampled alignment
performed in Matlab using standard techniques.
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Figure 10: OFDM-MIMO on-air packet structure, including synchronization, training, and data words, formatted, and controlled in FPGA,
for 4× 4 experimental test setup. There were a total of 10 data words transmitted per antenna per packet.
The frequency oﬀset, foﬀ , at a function of the sampling
instant, for Tc training duration (Nc symbols) at fs sampling
frequency, was estimated by determining the phase angle of
the timing detection metric:
foﬀ
(
τsync
) = θ
(
τsync
)
2πTc
= fs
{
λ
(
τsync
)}
2πNc
, (18)
where θ(τ) is the phase angle of the sum of the correlations
of training symbols (which can be calculated unambiguously
within a range equal to half the subcarrier spacing).
Experience revealed that whilst the system was highly tol-
erant to timing synchronization errors, frequency oﬀset es-
timation was the single most critical factor in the OFDM-
MIMO performance. Bearing in mind that this was a QPSK
system, it is expected to be significantly more critical when
utilising higher density constellations.
Back-endMatlab processing allowed a comparison ofML
and MMSE decoding. Although currently uncorroborated,
preliminary indications show that ML, whilst normally pro-
viding higher performance than MMSE, tends to perform
worse when frequency oﬀset estimation errors occur. It is also
evident that, at high receive power levels, MMSE and ML es-
timates tended to converge.
4. IMPLEMENTATION ISSUES ASSOCIATED
WITH THE ALGORITHMS
Each of the three implemented systems followed the imple-
mentation methodology of Section 3.2 and resulted in work-
ing systems that allowed the investigation of algorithm op-
eration under various real operating scenarios. The test plat-
forms were mobile, and antenna construction modular such
that various geometries could be explored. Table 3 compares
the implementations, and although far from an exhaustive
list of possible MIMO and space-time algorithm options, the
chosenmethods covered a wide span of possibilities. This was
a deliberate approach to build expertise in the design team,
and test as wide a variety of algorithm types and modulation
formats as possible. Note also that although 12-channel
sounding tests have been performed to prove platform in-
tegrity, at the time of writing, a full 12-channel MIMO im-
plementation has not been completed using the platform.
5. ANALYSIS OF STAR DEVELOPMENTS
The STAR platform development began with a very brief
initial exploratory phase followed closely by simultaneous
platform development and academic search and evaluation
to determine suitable algorithmic approaches. The hard-
ware platform comprises enclosure, power supplies, high-
precision clocks synthesizer, RF, mixed-signal, and digital
components on 23 printed circuit boards (PCBs). The total
development time for the first working non-MIMO system,
a multichannel channel sounder, was 10 months.
5.1. Development phases
The first algorithm implementation was TR-STBC, and
utilisedmost of the 12 engineers for approximately 4months,
although evaluation and testing continued with fewer engi-
neers for longer. At the close of the TR-STBC subproject de-
velopment, a decision was made to continue on with AMV-
DFE-MIMO and OFDM-MIMO developments in parallel
since suﬃcient STAR platforms existed.
The same 12-member engineering team cooperated on
both implementations. The OFDM-MIMO system FPGA
component was limited to pulse shaping of stored trans-
mit data, receiver front-end, decimation, simple filtering,
and data capture subsystems. Actual OFDM decoding was
performed oﬄine using Matlab. This system was thus suf-
ficient to explore the implementation of the high-band-
width OFDM-MIMO front end and the eﬀects of diﬀerent
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Table 3: Parameters for three STAR-platform implementations.
Name TR-STBC DFE-MIMO OFDM-MIMO
Configuration 2× 1 4× 4 4× 4
Bandwidth 2MHz 1MHz 15MHz
Modulation BPSK π/4 DQPSK 64 carrier QPSK
Data rate 2Mbps 8Mbps 107Mbps
LEsa used Tx/Rx 3500/23500 4500/36000b < 10000 each
DSP blocks Tx/Rx 0/16 0/48 4/4
References [2, 6, 8–11, 19] [15] [16–18]
a An LE, the basic processing unit in an Altera FPGA, comprises combinational logic, a flip-flop, lookup table, and input/output.
b The Rx used a 3-FPGA solution: 2 Cyclone FPGAs performed dedicated front end processing, using 29000 of the 36000 total.
channels, antennae, and gains, but was not encumbered by
channel estimation, FFT design, and data reconstruction is-
sues. However these final three issues have been demon-
strated as FPGA implementations by other authors, most no-
tably Wouters et al. [17] in the 2× 2 PICARD demonstrator,
and discussed by Kaiser et al. in [16], as well as in the DFE-
MIMO and TR-STBC systems here (excluding the FFTs).
Approximately 3 months were required to deliver the fi-
nal two working MIMO systems, with only two engineers al-
located to constructing the OFDM-MIMO implementation.
Again indoor and outdoor evaluative testing programmes
followed the developments using a reduced team.
5.2. Development team
The full engineering team comprised 3 recent graduates, 4
engineers with 1 to 3 years experience, 3 senior engineers,
one principal engineer, and a project manager. One of the se-
nior engineers was devoted to Matlab simulations and none
of the team had experience of FPGAs or VHDL, although
several had experience porting algorithms to DSP.
The timescales indicate that, although the initial invest-
ment in equipment and the learning-curve for FPGA devel-
opment were large, given such a newly experienced team, the
time required to utilise the hardware in diﬀerent ways to ex-
plore three diverse ST/MIMO algorithms was not excessive.
5.3. Experimental conditions
Channels test environments for all implementations in-
cluded interior oﬃce space, university campus, parkland,
urban street-scape, and building-to-building link. Distances
ranged from approximately 3m to 500m with the majority
of indoor tests confined to below 40m [2]. Channel rank
problems were endemic, with the DFE-MIMO system [15]
being particularly susceptible to low-rank eﬀects. In 100m
tests across a car park and between buildings, average BER
achieved with misaligned antennae was observed to signifi-
cantly exceed that from aligned antennae. Timing synchro-
nization and (especially for OFDM) frequency oﬀset were
significant issues, reinforcing published work in that field.
Research on these eﬀects is ongoing, but with relevance to
compensation algorithmsmore so than to a discussion of im-
plementation platform. Antennae were in a proprietary steer-
able multielement patch arrangement to be published sepa-
rately.
6. CONCLUSION
Firstly, the use of programmable FPGA logic for performing
MIMO and space-time baseband signal processing has been
demonstrated. The claim is that this required less eﬀort, and
resulted in a more stable system than a similar DSP-based
implementation, and that certainly follow-on developments
would undoubtedly benefit in this way.
Secondly, that the enormous processing capability of a
platform like STAR is suﬃcient to implement several vari-
eties of space-time algorithm, that these can be developed
rapidly and accurately using only FPGAs for baseband signal
processing. Details of three example implementations have
been presented, with performance data published elsewhere.
Each implementation was the first-known implementation
of the relevant technique, either in real time, or using an
FPGA-based system.
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